

CLAIMS

Subt C

What is claimed is:

1. A method of forming an isolation structure for a semiconductor device, comprising:
 - 5 providing a layered structure comprising a semiconductor substrate, a dielectric layer, and a buffer film layer;
 - etching said layered structure through said buffer film layer, through said dielectric layer, and into said semiconductor substrate to define a trench having sidewalls and a bottom;
 - 10 forming an oxide layer on exposed portions of said semiconductor substrate within said trench;
 - selectively etching a portion of said buffer film layer;
 - applying a layer of isolation material over said buffer film layer to fill said trench;
 - removing a portion of said isolation material layer above said buffer film layer; and
 - 15 removing said buffer film layer.

2. The method of claim 1, wherein forming said oxide layer includes thermal oxidation of said exposed portions of said semiconductor substrate within said trench.

3. The method of claim 1, wherein selectively etching said portion of said buffer film layer includes horizontal and vertical etching of said buffer film layer.

4. The method of claim 3, wherein selectively etching said buffer film layer portion results in a portion of said buffer film layer remaining on said semiconductor substrate and extending a predetermined distance from said trench.

5. The method of claim 1, further including annealing said isolation material layer.

6. An isolation structure for a semiconductor device formed by the method
5 comprising:

providing a layered structure comprising a semiconductor substrate, a dielectric layer, and a buffer film layer;

etching said layered structure through said buffer film layer, through said dielectric layer, and into said semiconductor substrate to define a trench having sidewalls
10 and a bottom;

forming an oxide layer on exposed portions of said semiconductor substrate within said trench;

selectively etching a portion of said buffer film layer;

applying a layer of isolation material over said buffer film layer to fill said trench;

15 removing a portion of said isolation material layer above said buffer film layer; and
removing said buffer film layer.

7. The isolation structure of claim 6, wherein forming said oxide layer includes thermal oxidation of said exposed portions of said semiconductor substrate
20 within said trench.

8. The isolation structure of claim 6, wherein selectively etching said portion of said buffer film layer includes horizontal and vertical etching of said buffer film layer.

25 9. The isolation structure of claim 8, wherein selectively etching said buffer film layer portion results in a portion of said buffer film layer remaining on said semiconductor substrate and extending a predetermined distance from said trench.

Doubt C²

10. The isolation structure of claim 6, formed by a method further comprising annealing said isolation material layer.

11. A method of forming a capped shallow trench isolation structure for a semiconductor device, comprising:

5 providing a layered structure comprising a semiconductor substrate, a dielectric layer, and a buffer film layer;

10 etching said layered structure through said buffer film layer, through said dielectric layer, and into said semiconductor substrate to define a trench having sidewalls and a bottom;

15 forming an oxide layer on exposed portions of said semiconductor substrate within said trench sidewalls and said trench bottom;

selectively etching a portion of said buffer film layer to expose opposing trench edges at an intersection of said trench sidewalls and an upper surface of said semiconductor substrate;

20 applying a layer of isolation material over said buffer film layer to fill said trench;

removing a portion of said isolation material layer above said buffer film layer;

removing said buffer film layer; and

etching said isolation material to form said capped shallow trench isolation structure.

25 *Sub D*

12. The method of claim 11, wherein forming said oxide layer includes thermal oxidation of said exposed portions of said semiconductor substrate within said trench.

13. The method of claim 11, wherein selectively etching said portion of said buffer film layer includes horizontal and vertical etching of said buffer film layer.

Sub B3

14. The method of claim 13, wherein selectively etching said buffer film layer portion results in a portion of said buffer film layer remaining on said semiconductor substrate and extending a predetermined distance from said trench.

5

Sub A1

15. The method of claim 11, further including annealing said isolation material layer.

10

Sub B3

16. The method of claim 11, wherein said capped shallow trench isolation structure includes ledges which extend a predetermined distance over said upper surface of said semiconductor substrate adjacent said opposing trench edges.

15

Sub A1

17. The method of claim 16, wherein said ledges extend over said upper surface of said semiconductor substrate between about 50 and 150Å.

20

18. A capped shallow trench isolation structure formed by the method comprising:
providing a layered structure comprising a semiconductor substrate, a dielectric layer, and a buffer film layer;
etching said layered structure through said buffer film layer, through said dielectric layer, and into said semiconductor substrate to define a trench having sidewalls and a bottom;
forming an oxide layer on exposed portions of said semiconductor substrate within said trench sidewalls and said trench bottom;
selectively etching a portion of said buffer film layer to expose opposing trench edges at an intersection of said trench sidewalls and an upper surface of said semiconductor substrate;
applying a layer of isolation material over said buffer film layer to fill said trench;
removing a portion of said isolation material layer above said buffer film layer;

25

removing said buffer film layer; and
etching said isolation material to form said capped shallow trench isolation structure.

5 19. The capped shallow trench isolation structure of claim 18, wherein
forming said oxide layer includes thermal oxidation of said exposed portions of said
semiconductor substrate within said trench.

10 20. The capped shallow trench isolation structure of claim 18, wherein
selectively etching said portion of said buffer film layer includes horizontal and vertical
etching of said buffer film layer.

15 21. The capped shallow trench isolation structure of claim 20, wherein
selectively etching said buffer film layer portion results in a portion of said buffer film
layer remaining on said semiconductor substrate and extending a predetermined
distance from said trench.

22. The capped shallow trench isolation structure of claim 18, formed by a
method comprising annealing said isolation material layer.

20 23. The capped shallow trench isolation structure of claim 18, wherein said
capped shallow trench isolation structure includes ledges which extend a predetermined
distance over said upper surface of said semiconductor substrate adjacent said opposing
trench edges.

25 24. The capped shallow trench isolation structure of claim 23, wherein said
ledges extend over said semiconductor substrate between about 50 and 150Å.

Subt 73
25. A method of forming an isolation structure on semiconductor device

layered structure including a semiconductor substrate, a dielectric layer, and a buffer film layer, said layered structure including a trench through said buffer film layer, said dielectric layer, and into said semiconductor substrate, wherein an oxide layer is

5 formed on exposed portions of said semiconductor substrate within said trench, comprising:

selectively etching a portion of said buffer film layer;

applying a layer of isolation material over said buffer film layer to fill said trench;

removing a portion of said isolation material layer above said buffer film layer; and

10 removing said buffer film layer.

Subt 10
26. The method of claim 25, wherein selectively etching said portion of said

~~buffer film layer includes horizontal and vertical etching of said buffer film layer.~~

15 *Subt 14*
27. The method of claim 26, wherein selectively etching said buffer film layer portion results in a portion of said buffer film layer remaining on said semiconductor substrate and extending a predetermined distance from said trench.

20
28. The method of claim 25, further including annealing said isolation material layer.

29. An isolation structure for a semiconductor device layered structure including a semiconductor substrate, a dielectric layer, and a buffer film layer, said layered structure including a trench through said buffer film layer, said dielectric layer, and into said semiconductor substrate, wherein an oxide layer is formed on exposed portions of said semiconductor substrate within said trench, formed by the method comprising:

selectively etching a portion of said buffer film layer;

5
applying a layer of isolation material over said buffer film layer to fill said trench;
removing a portion of said isolation material layer above said buffer film layer; and
removing said buffer film layer.

10
30. The isolation structure of claim 29, wherein selectively etching said portion of said buffer film layer includes horizontal and vertical etching of said buffer film layer.

15
31. The isolation structure of claim 30, wherein selectively etching said buffer film layer portion results in a portion of said buffer film layer remaining on said semiconductor substrate and extending a predetermined distance from said trench.

20
32. The isolation structure of claim 29, formed by a method further comprising annealing said isolation material layer.

25
Subt C4
33. A method of forming a capped shallow trench isolation structure for a semiconductor device layered structure including a semiconductor substrate, a dielectric layer, and a buffer film layer, said layered structure including a trench through said buffer film layer, said dielectric layer, and into said semiconductor substrate, wherein an oxide layer is formed on exposed portions of said semiconductor substrate within said trench, comprising:
selectively etching a portion of said buffer film layer to expose opposing trench edges at an intersection of said trench and an upper surface of said semiconductor substrate;
applying a layer of isolation material over said buffer film layer to fill said trench;
removing a portion of said isolation material layer above said buffer film layer;
removing said buffer film layer; and

etching said isolation material to form ~~said~~ capped shallow trench isolation structure.

Subj 34
34. The method of claim 33, wherein selectively etching said portion of said buffer film layer includes horizontal and vertical etching of said buffer film layer.

Subj 35
5 35. The method of claim 34, wherein selectively etching said buffer film layer portion results in a portion of said buffer film layer remaining on said semiconductor substrate and extending a predetermined distance from said trench.

Subj 36
10 36. The method of claim 33, further including annealing said isolation material layer.

Subj 37
37. The method of claim 33, wherein said capped shallow trench isolation structure includes ledges which extend a predetermined distance over said upper surface of said semiconductor substrate adjacent said opposing trench edges.

Subj 38
38. The method of claim 37, wherein said ledges extend over said upper surface of said semiconductor substrate between about 50 and 150Å.

20 39. A capped shallow trench isolation structure for a semiconductor device layered structure including a semiconductor substrate, a dielectric layer, and a buffer film layer, said layered structure including a trench through said buffer film layer, said dielectric layer, and into said semiconductor substrate, wherein an oxide layer is formed on exposed portions of said semiconductor substrate within said trench, formed by the method comprising:
25 selectively etching a portion of said buffer film layer to expose opposing trench edges at an intersection of said trench and an upper surface of said semiconductor substrate;

applying a layer of isolation material over said buffer film layer to fill said trench;
removing a portion of said isolation material layer above said buffer film layer;
removing said buffer film layer; and
etching said isolation material to form said capped shallow trench isolation structure.

5

40. The capped shallow trench isolation structure of claim 39, wherein selectively etching said portion of said buffer film layer includes horizontal and vertical etching of said buffer film layer.

10

41. The capped shallow trench isolation structure of claim 40, wherein selectively etching said buffer film layer portion results in a portion of said buffer film layer remaining on said semiconductor substrate and extending a predetermined distance from said trench.

15

42. The capped shallow trench isolation structure of claim 39, formed by a method comprising annealing said isolation material layer.

20

43. The capped shallow trench isolation structure of claim 39, wherein said capped shallow trench isolation structure includes ledges which extend a predetermined distance over said upper surface of said semiconductor substrate adjacent said opposing trench edges.

25

44. The capped shallow trench isolation structure of claim 43, wherein said ledges extend over said semiconductor substrate between about 50 and 150Å.

45. A shallow trench isolation structure, having integral ledges which extend a predetermined distance from a trench formed in a semiconductor device layered structure including a semiconductor substrate, a dielectric layer, and a buffer film

layer, said trench extending through said buffer film layer, said dielectric layer, and into said semiconductor substrate, formed by the method comprising:
5 forming an oxide layer on exposed portions of said semiconductor substrate within said trench;
selectively etching a portion of said buffer film layer to expose opposing trench edges at an intersection of said trench and an upper surface of said semiconductor substrate;
10 applying a layer of isolation material over said buffer film layer to fill said trench; removing a portion of said isolation material layer above said buffer film layer;
removing said buffer film layer; and
15 etching said isolation material to form said capped shallow trench isolation structure.

46. The shallow trench isolation structure of claim 45, wherein forming said oxide layer includes thermal oxidation of said exposed portions of said semiconductor substrate within said trench.

47. The shallow trench isolation structure of claim 45, wherein selectively etching said portion of said buffer film layer includes horizontal and vertical etching of said buffer film layer.

20 48. The shallow trench isolation structure of claim 47, wherein selectively etching said buffer film layer portion results in a portion of said buffer film layer remaining on said semiconductor substrate and extending a predetermined distance from said trench.

25 49. The shallow trench isolation structure of claim 45, formed by a method comprising annealing said isolation material layer.

50. The shallow trench isolation structure of claim 45, wherein said ledges extend over said semiconductor substrate between about 50 and 150Å.

5 51. A capped shallow trench isolation structure comprising a homogenous isolation material disposed within a trench in a semiconductor substrate, wherein said homogenous isolation material includes ledges which extend a predetermined distance over an upper surface of said semiconductor substrate from said trench.

10 52. The capped shallow trench isolation structure of claim 51, wherein said ledges extend over said semiconductor substrate between about 50 and 150Å from said trench.